Date: 25th to 30th March 2026 10:00AM
Venue: ECE Seminar Hall
Resource Person
Mrs. Seemah P (Alumni 2018-2021 Batch) Senior Design Verification Engineer & Technical Trainer UST Global, Bangalore
Presided : Sri. Janekunte Basavaraj Vice-President, VV Sangha
Chairman RYMEC, Ballari
- About Us
- Programs
- Under Graduate
- Civil Engineering
- Mechanical Engineering
- Electrical & Electronics Engineering
- Electronics & Communication Engineering
- Computer Science & Engineering
- Computer Science & Engineering (Cyber Security)
- CSE – Artificial Intelligence and Machine Learning
- Information Science & Engineering
- CSE – Data Science
- Post Graduate
- Basic Science
- Under Graduate
- Academics
- Admissions
- Research
- Innovation & Incubution
- Library
- Placements
- Facilities
- Documents
- Activities
- Contact Us
- Home
- SDP on “Semiconductor IC Design for Future Engineers”







